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Abstract
Petri Nets (PNs) prove to be an ecient methodology to model discrete-event
systems with parallel activities. The main advantages lie on the graphical
interface and on the availability of a set of techniques for formal analysis,
including the validation and the test of the modelled system. A proposal to
modify the normal PN behaviour is presented, which aims a fast specication
of synchronous parallel digital systems, including both the data path and
the control unit. A CAD environment, SOFHIA, was developed to model
digital systems, to validate their properties and to simulate their behaviour.
The environment includes the automatic generation of VHDL code to allow
simulation and synthesis on existing CAD tools.
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SUMMARY
A new PN model, shobi-PN (synchronous, hierarchical, object-oriented and
interpreted PN), was developed to support the use of hierarchy and to model
the control unit and the data path in the specication of digital systems.
The SOFHIA CAD environment (Fig. 1) was developed to feed any ECAD
package that accepts VHDL as input. This environment is appropriate for
controller systems specied with the shobi-PN model. The hierarchical PN
specication is directly and eciently mapped to boolean equations. This
approach simplies the VHDL code debbuging, since there is a direct corre-
spondence between the original PN and the produced VHDL code.
All the tasks needed for digital control systems design using shobi-PN-based
specications are completely supported by the SOFHIA environment. Among
those tasks are: (1) formal verication of the properties of the model; (2)
simulation; and (3) VHDL generation for the system synthesis.
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Figure 1 The SOFHIA CAD environment.
The SOFHIA CAD environment is structured in 3 independent blocks. The
MU is responsible for the complete integration of the environment and for
the dialog with the user. The CUM is responsible for formally verifying the
properties of the model and its correctness. It is also the CUM that generates
VHDL code for the control unit synthesis. The DPM generates VHDL code
for the data path synthesis.
The implementation of the SOFHIA environment was based on two dif-
ferent software platforms: the ConPar tool (Fernandes et al. 1995a), that
corresponds to the CUM, and the SCBA (Pina 1993) that was used as a
development environment for the graphical interface and the simulator.
The Main Unit: The Graphical Interface allows the designer to use graph-
ical icons for specifying the PN. The Model Verier tests if the input speci-
cation fulls the rules imposed by the shobi-PN model.
The Simulator module allows the behaviour of the PN to be simulated.
The user can check the tokens' contents which helps in the verication of the
correct output values. For large or complex PN specications, the formal ver-
ication may demand too many computer resources, which makes simulation
one of the possible solutions.
The Hw/Sw Partitioner selects the proper code generator block to generate
descriptions of the system parts in intermediate languages. These descrip-
tions will feed the CUMs and the DPMs to allow the parts to be synthesized
in software and/or in hardware. This block allows the use of the SOFHIA
environment for codesign.
The Codes Generator aims the generation of intermediate descriptions to
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feed the CUMs and the DPMs blocks. The ConPar Generator (Fernandes et
al. 1997) generates a le with the textual description of the specied PN in
the intermediate ConPar language. This description is related to the control
unit of the initial PN and it will feed the CUM. The DataPar Generator
generates a le with the textual description of the specied PN in an inter-
mediate language. This description is related to the data path of the initial
PN and it will feed the DPM. This CAD environment has an open architec-
ture, which allows the inclusion of multiple code generator blocks to ease the
implementation of the system in several technologies.
The Control Unit Manager: Several CUMs may exist in the environ-
ment, depending on the number of nal representations for implementing the
control unit. The rst already developed CUM accepts as input the specica-
tion of a control unit using SIPNs. This specication is written in ConPar,
an intermediate language, both human- and computer-readable.
The Properties Analyser veries if the input specications are live and
conict-free, issuing a message to the user interface, whenever a problem oc-
curs (Fernandes et al. 1995b).
The current Compiler version provides two VHDL code generation alter-
natives. To infer the initial and next markings, the user can select either a
BLOCK or a PROCESS statement to be included into the generated VHDL le.
In both cases, the remaining VHDL description is a set of concurrent signal
assignments and concurrent ASSERT statements.
The Data Path Manager: Similarly, several DPMs may exist in SOFHIA,
depending on the number of nal representations to implement the data path.
It may exist a DPM responsible for generating VHDL code for the data path
from an intermediate description supplied by the DataPar Generator.
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